Title

XILINX FPGA design for implementation of IEEE format 32-bit floating-point arithmematic [i.e. arithmetic]

Author

Yuan Zhang

Date of Award

1998

Degree Name

M.S. in Electrical Engineering

Department

Department of Electrical and Computer Engineering

Keywords

Computer programming, Gate array circuits, Field programmable gate arrays, Floating-point arithmetic, VHDL (Computer hardware description language)

Rights Statement

Copyright 1998, author

This document is currently not available here.

Share

COinS